HierarchyFilesModulesSignalsTasksFunctionsHelp
ABCGRVX

Signals index

A
 acc : sqrt32 : output reg
 acc2 : sqrt32 : reg
B
 bit : sqrt32 : wire
 bit2 : sqrt32 : wire
 bitl : sqrt32 : reg
C
 clk : main : reg (used in @posedge)
Connects down to:sqrt32:root:clk 
 clk : sqrt32 : input (used in @posedge)
Connects up to:main:root:clk 
G
 guess : sqrt32 : wire
 guess2 : sqrt32 : wire
R
 rdy : main : wire (used in @posedge)
Connects down to:sqrt32:root:rdy 
 rdy : sqrt32 : output wire
Connects up to:main:root:rdy 
 reset : main : reg
Connects down to:sqrt32:root:reset 
 reset : sqrt32 : input
Connects up to:main:root:reset 
 result : main : wire
Connects down to:sqrt32:root:y 
V
 value : main : reg
Connects down to:sqrt32:root:x 
X
 x : sqrt32 : input
Connects up to:main:root:value 
ABCGRVX
HierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Sun Mar 4 10:38:47 2001
Verilog converted to html by v2html 6.0 (written by Costas Calamvokis).Help